UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/587,607	07/27/2006	Francesco Pessolano	NL040077US1	9957
65913 <b>NXP</b> , B.V.	7590 08/05/200	8	EXAMINER	
NXP INTELLE	ECTUAL PROPERTY	ВАЕ, Л Н		
M/S41-SJ 1109 MCKAY DRIVE SAN JOSE, CA 95131			ART UNIT	PAPER NUMBER
			2115	
			NOTIFICATION DATE	DELIVERY MODE
			08/05/2008	ELECTRONIC

# Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

ip.department.us@nxp.com

	Application No.	Applicant(s)			
	10/587,607	PESSOLANO, FRANCESCO			
Office Action Summary	Examiner	Art Unit			
	JI H. BAE	2115			
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the c	orrespondence address			
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DA  - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication.  - If NO period for reply is specified above, the maximum statutory period w  - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tim vill apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	l. lely filed the mailing date of this communication. (35 U.S.C. § 133).			
Status					
Responsive to communication(s) filed on <u>27 Jul</u> This action is <b>FINAL</b> . 2b) ☑ This     Since this application is in condition for allowar closed in accordance with the practice under E	action is non-final. nce except for formal matters, pro				
Disposition of Claims					
4) Claim(s) 1-14 is/are pending in the application.  4a) Of the above claim(s) is/are withdray  5) Claim(s) is/are allowed.  6) Claim(s) 1-14 is/are rejected.  7) Claim(s) is/are objected to.  8) Claim(s) are subject to restriction and/or  Application Papers  9) The specification is objected to by the Examine 10) The drawing(s) filed on 27 July 2006 is/are: a) Applicant may not request that any objection to the or Replacement drawing sheet(s) including the correction.	vn from consideration. r election requirement. r. ⊠ accepted or b)□ objected to bedrawing(s) be held in abeyance. See	2 37 CFR 1.85(a).			
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).  11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.					
Priority under 35 U.S.C. § 119					
<ul> <li>12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).</li> <li>a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority documents have been received.</li> <li>2. Certified copies of the priority documents have been received in Application No</li> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>					
Attachment(s)  1) Notice of References Cited (PTO-892)  2) Notice of Draftsperson's Patent Drawing Review (PTO-948)  3) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date 7/27/2006.	4)  Interview Summary Paper No(s)/Mail Da 5)  Notice of Informal P 6)  Other:	te			

#### **DETAILED ACTION**

## Claim Objections

Claim 6 is objected to under 37 CFR 1.75(c) as being in improper form because a multiple dependent claim should refer to other claims in the alternative only. In this case, the claim is dependent from claims 1 and 5 at the same time. See MPEP § 608.01(n). Accordingly, the claim has not been further treated on the merits.

# Claim Rejections - 35 USC § 112

The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

Claims 12-14 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention.

Claims 12-14 are also rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Regarding claims 12-14, the claims recite a second clock generation means arranged and configured to generate a clock signal at the nominal frequency, with the outputs of the

second clock generation means and a first clock generation means being coupled to a clock output by switch means. It is clear from the recited elements that claims 12-14 are directed towards the embodiment shown in Fig. 3, wherein the claimed "second clock generation means" corresponds to the external clock of Fig. 3 [applicant's spec, pp 9, line 18, external clock provides nominal clock frequency]. The specification further describes a programmable ring oscillator in Fig. 3 as "an internal clock oscillator 10, but only to generate the maximum frequency" [pp. 9, lines 19-20]. Thus, the claimed first and second clock generation means correspond to the programmable ring oscillator output and external clock, respectively, which are coupled to the clock mux 18 in Fig. 3.

However, claim 12 is dependent from claim 7, which only recites a single clock generation means. Additionally, claim 7 recites that the single clock generation means is responsible for generating *both the nominal frequency and the maximum frequency* in a mutually exclusive fashion [claim 7, step iii, step a, and step b]. From the elements recited, it is clear that claim 7 is directed towards the embodiment shown in Fig. 1. However, applicant's specification does not disclose the embodiments shown in Fig. 1 and 3 as a single embodiment useable together. Rather, applicant's specification teaches that they are two alternative embodiments. The two embodiments are not useable together because they present conflicting features -- specifically, the source of the nominal clock frequency. Claims 12-14 are therefore unsupported by the specification because the specification teaches that Fig. 1 and 3 represent two different embodiments that are not useable together.

Additionally, claims 12-14 are rejected as failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention because applicant has not clearly recited the source of the nominal clock signal. Claim 7 recites that it is provided by the originally recited clock generation means, while claim 12 recites that it is provided by a second

clock generation means which is different from the originally recited clock generation means.

Additionally, the examiner points out that there is insufficient antecedent basis for the first clock generation means in the claims 12 and 13. The parent claim only recites a single programmable clock generation means, and does not identify it as a first clock generation means.

Claims 12-14 will not be further treated on the merits. The contradictory nature of claims 7 and 12 precludes a search for prior art, since applicant has provided contradictory limitations regarding the source of the nominal clock signal.

Claims 6 is rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention. Claim 6 is an improper multiple dependent claim, since it is dependent from both claim 5 and claim 1. As such, it is unclear what the intended metes and bounds of the claim are, since the claim cannot be dependent from both claim 5 and claim 1.

#### Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claims 1-4 and 9 are rejected under 35 U.S.C. 102(e) as being anticipated by Klock et al., U.S. Patent No. 7,382,366.

Regarding claim 1, Klock teaches a method comprising:

generating a clock signal at an initial frequency [col. 5, line 10-12, clock has a default setting];

increasing the initial frequency in a step-wise manner [col. 4, lines 43-47, increasing the clock frequency by 0.5 MHz or 1 MHz increments], and determining the operation of the system at each of a selected number of frequencies until a clock frequency is identified at which the processor does not operate correctly [col. 4, lines 39-47, stress testing and detecting failures]; and

identifying a maximum clock frequency at which the system can operate correctly, characterized in that:

the maximum clock frequency comprises the frequency immediately previous to the one identified as being one at which the system does not operate correctly [col. 4, lines 47-49, highest overclocking parameters that pass the stress test]; and in that

a timing monitor is provided for determining whether or not the system can operate within system timing constraints at each frequency, thereby indicating whether or not the system operates correctly at the respective frequency [col. 3, lines 39-51, overclocking control module includes performance monitoring functionality, graphics pipeline stress tester detects errors generated by a test sequence].

Regarding claim 2, Klock teaches storing the maximum frequency in memory [col. 5, lines 23-38, internal table stores maximum clock rates].

Regarding claim 3, Klock teaches periodically performing the method of claim 1 while the system is running [Fig. 5]. Fig. 5 shows that after the stress test fails, the system selects a clock frequency below the failing frequency with sufficient margin [Fig. 5, step 570], and returns to the beginning step 520, wherein the method may be repeated.

Regarding claim 4, Klock teaches the method of claim 1, and also the apparatus with means to execute the claimed method.

Regarding claim 9, Klock teaches a frequency finder for increasing the frequency of the clock signal from the initial frequency to the maximum frequency [Fig. 2, clock controller].

## Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claim 10 is rejected under 35 U.S.C. 103(a) as being unpatentable over Klock in view of applicant's admission of prior art. Although Klock does not explicitly teach that the clock generators in Fig. 2 are ring oscillators, applicant teaches that ring oscillators are known in the art, and cites an exemplary patent reference [pp. 8, lines 17-20]. Since ring oscillators are known in the art as clock generators, it would have been obvious to one of ordinary skill in the art to include applicant's admitted prior art in the system of Klock as an obvious variation of the clock generators taught by Klock in Fig. 2.

Claims 5, 7, 8, and 11 are rejected under 35 U.S.C. 103(a) as being unpatentable over Williams, U.S. Patent No. 5,774,704, in view of Rosno et al., U.S. Patent No. 6,535,986. Both Williams and Rosno are applicant-cited references.

Regarding claim 5, Williams teaches a method comprising:

generating, after reset, a clock signal at a nominal frequency, less than the maximum frequency [Fig. 5A, step 502, initial clock frequency], until a signal is received indicating that

an increased clock frequency is required [Fig. 5A, steps 505 and 506, max clock frequency required due to high processor load];

Page 7

generating, in response to receipt of the signal, a clock signal at the maximum frequency for a required time [Fig. 5A, step 506, clock frequency increased to maximum]; and then once again generating a clock frequency at the nominal frequency [col. 7, lines 1-4, process repeats, going back to Fig. 5A, step 503, if high load not detected and clock frequency is maximum from a previous setting, then clock frequency is decreased, step 507 and 508].

Although the method taught by Williams teaches setting a predetermined maximum clock frequency, Williams does not teach determining a maximum clock frequency at which the system can operate within system timing constraints.

Rosno teaches a method comprising:

determining, when the system is reset [col. 6, lines 15-16, method is performed at every initial program load], a maximum clock frequency at which the system can operate within system timing constraints [col. 6, lines 1-11, highest possible frequency with acceptable timing margin].

It would have been obvious to one of ordinary skill in the art to combine the teachings of Williams and Rosno by implementing the method of Rosno in the system of Williams to determine the maximum clock frequency taught by Williams. The system of Williams assumes the existence of some predetermined maximum clock frequency, but does not disclose a method for determining the maximum clock frequency. Rosno's background disclosure teaches that it is not desirable to simply run a clock at the fastest possible frequency, since violations of timing margins can lead to erroneous operations [col. 2, lines 1-12]. Therefore, it would have been obvious to one of ordinary skill in the art to implement the method of Rosno in the system

of Williams, with the predictable result that Rosno would have provided a method to determine a maximum clock frequency for Williams. Additionally, the method of Rosno would have improved Williams by providing a clock frequency with sufficient timing margin to prevent errors during operation.

Regarding claim 7, Rosno teaches the method of claim 5, and also the apparatus with means to execute the claimed method.

Regarding claim 8, Rosno teaches a timing monitor for monitoring system timing constraints [Fig. 1, state machine or service processor, col. 5, lines 53-60, state machine or service processor detects errors at the given clock frequency setting].

Regarding claim 11, Rosno teaches a frequency finder and selector for determining the maximum frequency at reset [col. 5, lines 18-42, state machine, frequency synthesizer, PLL/DM/SCC control clock frequency and settings]. Williams teaches receiving a request for an increase in clock frequency and causing the clock generation means to generate a clock signal at the maximum frequency until the request expires or is withdrawn [Fig. 5A, steps 505 and 506, max clock frequency required due to high processor load, col. 7, lines 1-4, process repeats, going back to Fig. 5A, step 503, if high load not detected and clock frequency is maximum from a previous setting, then clock frequency is decreased, step 507 and 508].

#### **Conclusion**

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure:

Fister, U.S. Patent No. 6,324,657,

Cheng et al., U.S. Patent No. 6,963,992,

Application/Control Number: 10/587,607 Page 9

Art Unit: 2115

Fitzgerald et al., U.S. Patent No. 6,014,033,

DeLuca et al., U.S. Patent No. 5,218,705,

Hoover et al., U.S. Patent Application Publication No. 2004/0105237.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to JI H. BAE whose telephone number is (571)272-7181. The examiner can

normally be reached on Monday-Friday, 10 am to 6:30 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Thomas Lee can be reached on 571-272-3667. The fax phone number for the

organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent

Application Information Retrieval (PAIR) system. Status information for published applications

may be obtained from either Private PAIR or Public PAIR. Status information for unpublished

applications is available through Private PAIR only. For more information about the PAIR

system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private

PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you

would like assistance from a USPTO Customer Service Representative or access to the

automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/JI H. BAE/

Examiner, Art Unit 2115

U.S. Patent and Trademark Office

571-272-7181

ji.bae@uspto.gov